



**NANYANG
TECHNOLOGICAL
UNIVERSITY**

School of Mechanical & Aerospace Engineering

Design, Machine, Control and Intelligence

MA4832

Microprocessor Systems



Xie Ming, PhD (France)



mmxie@ntu.edu.sg

<http://personal.ntu.edu.sg/mmxie>



Outline

- ▶ Lecture 1: Basics of ARM Microcontroller
- ▶ Lecture 2: ARM's Memories
- ▶ Lecture 3: ARM's Data Representation
- ▶ Lecture 4: ARM's Programming
- ▶ Lecture 5: ARM's Data Input/Output
- ▶ Lecture 6: ARM's Data Processing




Block diagram of Computer with sub-units of CPU

Remember your mission as MAE undergraduates ...


- ▶ You are here to grow your knowledge and skills so as to be able to design machines with **controllable behaviors** and hopefully in some **intelligent ways**.





How to fulfill your mission?

- ▶ To apply learnt knowledge and skills into the implementation of the following universal blueprint underlying all the intelligent machines or systems.



Why to study?






Block diagram of Computer with sub-units of CPU


What to learn?

- Programming
- Interfacing




What is your role?

- Data = {Values, Symbols, Addresses, Instructions}
- Instructions = {Op Code + Addresses + Value/Symbol}



Algorithms or Solutions

Problems to be solved







You = Director of Program
Program = {Instructions}

Memory = {Address + Data/Instruction}

How to use?


- ▶ To **understand** data flows inside a microcontroller.
- ▶ To **translate** your solutions into data flows.
- ▶ To pay attention to <memory address> and <memory data>.
 - ▶ Memory Address: Address Label/Name and Address Value.
 - ▶ Memory Data: Data Label/Name and Data Value.
- ▶ To pay attention to <memory address> and <memory code>.
 - ▶ Memory Address: Address Label/Name and Address Value.
 - ▶ Memory Code: Code Label/Name and Code Value.



Example of Using I/O Modules

- ▶ Configure **Control** Registers
- ▶ Clear/Monitor **Status** Registers
- ▶ Read/Write **Data** Registers
- ▶ Instructions:

- ▶ MOV <address of destination>, <source of value>
- ▶ LDR <address of destination>, <source of value>
- ▶ STR <source of value>, <address of destination>





```

MOV R0, #0x11
MOV R1, #2560
MVN R2, #4
MOVW R3, #0xC0DE
MOVT R3, #0xFEED
MOV R4, R1
    
```

Word = 2 Bytes

Today's Lecture ...

- ▶ Lecture 1: Basics of ARM Microcontroller
- ▶ Lecture 2: ARM's Memories
- ▶ Lecture 3: ARM's Data Representation
- ▶ Lecture 4: ARM's Programming
- ▶ Lecture 5: ARM's Data Input/Output
- ▶ Lecture 6: ARM's Data Processing



Block diagram of Computer with sub-units of CPU



NANYANG
TECHNOLOGICAL
UNIVERSITY

School of Mechanical & Aerospace Engineering

Design, Machine, Control and Intelligence

MA4832

ARM's Memories






Xie Ming, PhD (France)

<http://personal.ntu.edu.sg/mmxie>






Outline

- ▶ Binary Logic Devices
- ▶ Memory Construction
- ▶ Memory Space in ARM
- ▶ Memory-Centric Operations
- ▶ Memory-Mapped I/O Devices




Outline


- ▶ Binary Logic Devices
- ▶ Memory Construction
- ▶ Memory Space in ARM
- ▶ Memory-Centric Operations
- ▶ Memory-Mapped I/O Devices



Knowledge of Transistor (1)



Knowledge of Transistor (2)





Digital computers are binary number systems

Binary Values


- ▶ 1 (Logic High)
- ▶ 0 (Logic Low)

Implementation

- ▶ +5 V (Logic High)
- ▶ 0 V (Logic Low)










Binary Logic Operations





NOT	A'	$\neg A$	\bar{A}	$\neg A$
AND	AB	$A*B$	$A \cdot B$	$A \wedge B$ $A \cap B$
OR	$A+B$	$A \vee B$	$A \cup B$	
NAND	$(AB)'$	\overline{AB}		
NOR	$(A+B)'$	$\overline{A+B}$		
XOR	$A \oplus B$	$A @ B$		
XNOR	$(A \oplus B)'$	$\overline{A \oplus B}$	$(A @ B)'$	$\overline{A @ B}$

Binary Logic Devices




Example: NOT





A	\bar{A}
1	0
0	1

Logic Gate: Not




More Example

FET = Field Effect Transistor



Logic Gate: Not




If input = 1, switch onto ground
 If input = 0, switch onto high voltage

Example: AND

AND Gate


- Logic Symbol, Truth Table And Logic Expression




X	Y	Z = X · Y
0	0	0
0	1	0
1	0	0
1	1	1

Logic Expression

Truth Table




Logic Gate: AND





More Example

Logic Gate: AND




A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1


Example: OR




A	B	Output
0	0	0
0	1	1
1	0	1
1	1	1



Logic Gate: OR




More Example






A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

Example: XOR


Exclusive-OR gate



A	B	Output
0	0	0
0	1	1
1	0	1
1	1	0



More Example




A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

Example: XNOR

Boolean Expression



$$X = \overline{A \oplus B}$$

Logic Diagram Symbol






Truth Table

A	B	X
0	0	1
0	1	0
1	0	0
1	1	1



Register: Single Bit Device


D Flip-Flop



S	R	CLK	$Q(t+1)$	Comments
0	0	X	$Q(t)$	No change
0	1	↑	0	Reset
1	0	↑	1	Set
1	1	↑	?	Invalid


Rising Edge

Alternative Circuit of Gated D Latch ...




YouTube Video: https://youtu.be/y7Zf7Bv_J74


More Detail About Rising Edge Trigger ...





More Detail About Falling Edge Trigger ...





Falling Edge Trigger




Register: 8-Bit Shift Register



Register: 8-Bit Register (One Byte)




Example of 8-Bit Register (One Byte)






74LS373

(Top view)



Outline

- ▶ Binary Logic Devices
- ▶ Memory Construction
- ▶ Memory Space in ARM
- ▶ Memory-Centric Operations
- ▶ Memory-Mapped I/O Devices





SRAM: Single Bit Static RAM

► Write Operation

- “Write” line is in logic high.
- Transistor Tr1 is on.
- $Q = D$

► Read Operation

- “Read” line is in logic high.
- Transistor Tr5 is on.
- $B = 1 - Q$




FET

DRAM: Single Bit Dynamic RAM


► Write Operation

- “Write” line is in logic high.
- Transistor Tr1 is on.
- $Q = D$




► Read Operation

- “Read” line is in logic high.
- Transistor Tr3 is on.
- $B = Q$




FET

RAM: 8-Bit RAM (One Byte)



Flash Memory: 1-Bit Flash Cell





SLC (Single Level Cell)

- 2 charge states
- 1 bit per floating gate transistor



Example

Bit 7





■ ■ ■ ■ ■ ■


Bit 2



Bit 0



Flash Memory: Write Operation



Apply V_{on} to the control gate and high voltage at n node to increase the negative charge.


SLC (Single Level Cell)

- 2 charge states
- 1 bit per floating gate transistor


Example of Writing “1”

NOR Erasing (Set all bits to 1)


Block erasure via tunneling



Flash Memory: Read Operation



Value 0 = high voltage
Value 1 = low voltage





Voltage applied to control gate

$$V_{T1} > V_{GS} > V_{T0}$$

Reading Results:
There is no current -> Output is Value 0
There is Current -> Output is Value 1

Example of Reading One Bit

NOR Reading



$$V_{T1} > V_{GS} > V_{T0}$$




Reading Results:
 There is no current -> Output is Value 0
 There is Current -> Output is Value 1


Blueprint of Memory Unit

- ▶ A memory unit consists of a set of bytes. Each byte has eight bits. Each bit has one memory cell for read and write operations.

Memory with 8-Bit Data Bus





Memory with 32-Bit Data Bus



Input to Memory Unit

- ▶ Input of memory unit includes:
 - ▶ a) address of a byte, and
 - ▶ b) data of one or more bytes.



Exercise

- ▶ A memory unit's address bus has 64 bits. Hence, $N_a = 64$. What is the maximum number of bytes that the memory unit could have?


- ▶ Answer:



- ▶ The maximum number of bytes is:





$$2^{64} = 2^{34} \times 2^{10} \times 2^{10} \times 2^{10}$$

$$2^{64} = 18446744073709551616$$



Output from Memory Unit

- ▶ The output from memory unit is data of one or more bytes.





Exercise

- ▶ A memory unit's address bus has 64 lines. And, its data bus has 32 lines. Hence, $N_a = 64$ and $N_d = 32$. At one time, how many bytes could the memory unit read or write?

- ▶ Answer:




- ▶ At one time, $32/8 = 4$ bytes could be read or written.






Endianness of Memory

- ▶ **Endianness** is the ordering or sequencing of bytes of a word of digital data in computer memory storage or during transmission. Words may be represented in **big-endian** or **little-endian** manner. Big-endian systems store the **most-significant byte of a word at the smallest memory address** and the least significant byte at the largest. A little-endian system, in contrast, stores the **least-significant byte at the smallest address**.
- ▶ Example: (ARM with Linux operating system follows Little endian)



Outline



- ▶ Binary Logic Devices
- ▶ Memory Construction
- ▶ Memory Space in ARM
- ▶ Memory-Centric Operations
- ▶ Memory-Mapped I/O Devices




Terminology of ARM

- ▶ ARM is a RISC architecture
 - ▶ ISA stands for Instruction Set Architecture which are innate
 - ▶ RISC stands for Reduced Instruction Set Computer
 - ▶ Most instructions execute in a single cycle
 - ▶ ARM Instruction Set is 32-bit
 - ▶ Thumb Instruction Set is 16/32-bit

- ▶ ARM is a 32-bit load-store architecture
 - ▶ 8 bits are called a Byte
 - ▶ 16 bits or two bytes are called a Half Word
 - ▶ 32 bits or four bytes are called a Word
 - ▶ 64 bits or eight bytes are called Double Word
 - ▶ The only memory accesses are loads and stores



Operation Modes of ARM



- ▶ ARM Core has seven basic modes

Mode	Description
Supervisor (SVC)	Entered on reset and when a Supervisor call instruction (SVC) is executed
FIQ	Entered when a high priority (fast) interrupt is raised
IRQ	Entered when a normal priority interrupt is raised
Abort	Used to handle memory access violations
Undef	Used to handle undefined instructions
System	Privileged mode using the same registers as User mode
User	Mode under which most Applications / OS tasks run

Exception Modes (bracketed on the left side of the table)


Privileged Modes (bracketed on the right side of the table, covering Supervisor, FIQ, IRQ, Abort, Undef, and System modes)

Unprivileged Mode (bracketed at the bottom, covering the User mode)

Registers of ARM (1)

- ▶ ARM Core has a large number of registers

PC: Program Counter
 LP: Link Register (saved value of PC)
 SP: Stack Pointer
 CPSR: Current Program Status Register
 SPSR: Saved Program Status Register



Note: System mode uses the User mode register set



Registers of ARM (2)

- ▶ One program counter register (PC), 30 general purpose registers and 6 status registers


User/System	Supervisor	Abort	Undefined	Interrupt	Fast interrupt
R0	R0	R0	R0	R0	R0
R1	R1	R1	R1	R1	R1
R2	R2	R2	R2	R2	R2
R3	R3	R3	R3	R3	R3
R4	R4	R4	R4	R4	R4
R5	R5	R5	R5	R5	R5
R6	R6	R6	R6	R6	R6
R7	R7	R7	R7	R7	R7
R8	R8	R8	R8	R8	R8_FIQ
R9	R9	R9	R9	R9	R9_FIQ
R10	R10	R10	R10	R10	R10_FIQ
R11	R11	R11	R11	R11	R11_FIQ
R12	R12	R12	R12	R12	R12_FIQ
R13	R13_SVC	R13_ABORT	R13_UNDEF	R13_IRQ	R13_FIQ
R14	R14_SVC	R14_ABORT	R14_UNDEF	R14_IRQ	R14_FIQ
PC	PC	PC	PC	PC	PC

CPSR	CPSR	CPSR	CPSR	CPSR	CPSR
	SPSR_SVC	SPSR_ABORT	SPSR_UNDEF	SPSR_IRQ	SPSR_FIQ

= banked register



Program Status Register: R16



Flag Field	
N	Negative result from ALU
Z	Zero result from ALU
C	ALU operation caused Carry
V	ALU operation oVerflowed
Q	ALU operation saturated
J	Java Byte Code Execution


GE: Greater than or Equal Status Flags

Control bits	
I	1: disables IRQ
F	1: disables FIQ
T	1: Thumb, 0: ARM


Mode bits M[4:0]	
0b10000	User
0b11111	System
0b10001	FIQ
0b10010	IRQ
0b10011	SVC(Supervisor)
0b10111	Abort
0b11011	Undefined

Cortex M4's Status Register



GE: Greater than or Equal Status Flags






APSR: Application Program Status Register
 EPSR: Execution Program Status Register
 IPSR: Interrupt Program Status Register



Memory Inside TM4C123G





Memory Inside TM4C123G (continued)



ARM Cortex-M's Memory Space

- ▶ On-chip Memory Sub-space
- ▶ Off-chip Memory Sub-space
- ▶ Private Memory Sub-space



- ▶ 32-bit addresses support 4 GiB memory space
- ▶ Code, data, and I/O share same memory space
- ▶ Data types are **bytes**, **halfwords**, and **words**
- ▶ Memory addresses are **byte** addresses
- ▶ Predefined regions have distinct characteristics
 - ▶ Executable
 - ▶ Device or Strongly-ordered
 - ▶ Shareable

Analogy:


1. Main Building with Guest Rooms.
2. Annex Buildings with Functional Rooms.

mem32[address]: consider the memory as a vector

On-chip Memory Sub-space in ARM

Cortex-M Memory

On-chip Memory Space



Address

Two-dimensional Space

1. Memory Data
2. Memory Address
3. Memory Label

Bit


- ▶ On-chip code, data, and I/O are located in the first 1.5 GiB of memory space
- ▶ Each is allocated 0.5 GiB
- ▶ May use physically separate buses for each space

`mem32[address]`: consider the memory as a vector

Off-chip Memory Sub-space in ARM

Cortex-M Memory

Off-chip Memory Space



Address

Two-dimensional Space

1. Memory Data
2. Memory Address
3. Memory Label

Bit

- ▶ 1 GiB reserved for each of off-chip data and off-chip devices
- ▶ Off-chip memory bus requires many pins
- ▶ Off-chip memory access time usually slower and uses more power

Analogy:

1. Main Building with Guest Rooms.
2. Annex Buildings with Functional Rooms.

Private Memory Sub-space in ARM

Cortex-M Memory

Private Memory Space



Address

Two-dimensional Space


1. Memory Data
2. Memory Address
3. Memory Label

Bit

Private Peripheral Bus occupies 1 MiB space




Registers that control peripherals that are a mandatory part of the Cortex-M architecture are mapped here.

- ▶ Nested Vectored Interrupt Controller (NVIC)
- ▶ System Tick Timer (SysTick)
- ▶ Fault status and control
- ▶ Processor debugging



Outline

- ▶ Binary Logic Devices
- ▶ Memory Construction
- ▶ Memory Space in ARM
- ▶ Memory-Centric Operations
- ▶ Memory-Mapped I/O Devices



Types of Values inside Memory

Values of Data/Codes

- ▶ `int x, y, z ;`
- ▶ `x = 10.0 ;`
- ▶ `y = 5.0 ;`
- ▶ `z = x + y ;`

Values of Addresses

- ▶ `int *x, *y, *z, a, b, c ;`
- ▶ `x = &a; *x = a;`
- ▶ `y = &b; *y = b;`
- ▶ `z = &c ; *z = c;`

An *ampersand* is a logogram "&" representing the conjunction word "and". In C, it means the address of a variable.

Example

The screenshot shows a debugger interface with three main panes:

- Registers:** A list of registers (R0-R15, CPSR, SPSR) with their current values. R0 is 0x00000011, R1 is 0x00000022, R2 is 0x00000044, and R15 (PC) is 0x0000000C.
- Disassembly:** A table of memory addresses and instructions. The selected instruction at address 0x0000000C is:

Address	Hex	OpCode	Instruction
0x00000000	E3A00011	MOV	R0, #0x00000011
0x00000004	E1A01080	MOV	R1, R0, LSL #1
0x00000008	E1A02081	MOV	R2, R1, LSL #1
0x0000000C	EAF00000	B	0x0000000C
0x00000010	00000000	ANDEQ	R0, R0, R0
0x00000014	00000000	ANDEQ	R0, R0, R0
0x00000018	00000000	ANDEQ	R0, R0, R0
0x0000001C	00000000	ANDEQ	R0, R0, R0
0x00000020	00000000	ANDEQ	R0, R0, R0
0x00000024	00000000	ANDEQ	R0, R0, R0
0x00000028	00000000	ANDEQ	R0, R0, R0
0x0000002C	00000000	ANDEQ	R0, R0, R0
0x00000030	00000000	ANDEQ	R0, R0, R0
- Assembly (prog1.s):** Source code corresponding to the disassembly:


```

1      AREA   prog1, CODE, READONLY
2      ENTRY
3
4      MOV   r0, #0x11 ; load initial value
5      LSL  r1, r0, #1 ; shift 1 bit
6      LSL  r2, r1, #1 ; shift 1 bit
7
8 stop  B    stop    ; stop program
9
10     END
            
```

A green arrow labeled "Address" points from the text to the memory address column in the disassembly pane. A green arrow labeled "Bit" points from the text to the assembly pane.

Two-dimensional Space

1. Memory Value
2. Memory Address
3. Memory Label

ARM's Instruction Format

OpCodes & Operands

Instructions comprises; 4-byte instruction; of Opcode and Operands



31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Cond	0	0	1	Opcode				S	Rn	Rd	Operand2							Data processing/ PSR Transfer						
Cond	0	0	0	0	0	0	A	S	Rd	Rn	Rs	1	0	0	1	Rm	Multiply							
Cond	0	0	0	0	1	U	A	S	RdHi	RnLo	Rn				1	0	0	1	Rm	Multiply Long				
Cond	0	0	0	1	0	B	0	0	Rn		Rd		0	0	0	0	1	0	0	1	Rm	Single data swap		
Cond	0	0	0	1	0	0	1	0	1	1	1	1	1	1	1	1	1	1	0	0	0	1	Rn	Branch and exchange
Cond	0	0	0	P	U	0	W	L	Rn		Rd		0	0	0	0	1	S	H	1	Rm	Halfword data transfer: register offset		
Cond	0	0	0	P	U	1	W	L	Rn		Rd		Offset			1	S	H	1	Offset	Offset	Halfword data transfer: immediate offset		
Cond	0	1	1	P	U	B	W	L	Rn		Rd		Offset					Offset	Single data transfer					
Cond	0	1	1													1		Undefined						
Cond	1	0	0	P	U	S	W	L	Rn		Register List							Block data transfer						
Cond	1	0	1	L	Offset												Offset	Branch						
Cond	1	1	0	P	U	N	W	L	Rn		CRd	CP#	Offset				Coprocessor data transfer							
Cond	1	1	1	0	CP Opc			CRn	CRd	CP#	CP#	0	CRm	Coprocessor data Operation										
Cond	1	1	1	0	CP Opc	L	CRn	Rd	CP#	CP#	1	CRm	Coprocessor register Transfer											
Cond	1	1	1	1	Ignored by processor												Software Interrupt							


31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

ARM's Instruction Format (continued)

- ▶ Format 1: Opcode DestReg, Operand2
- ▶ Format 2: Opcode DestReg, SrcReg, Operand2
- ▶ Example: The Move Instruction




```
MOV R0, #0x11
```



Example of Move Data inside ARM

The Move Instruction




0x00000011	R0
0x00000A00	R1
0xFFFFFFFFB	R2
0xFEEDC0DE	R3
0x00000A00	R4
	R5
	R6
	R7
	R8
	R9
	R10
	R11
	R12
	R13
	R14
	R15

```

MOV R0, #0x11
MOV R1, #2560
MVN R2, #4
MOVW R3, #0xC0DE
MOVT R3, #0xFEED
MOV R4, R1
    
```

Lower 16 Bits

Top 16 Bits



Example of Load Operation in ARM

Basic Load/Store Instructions

1. Use the memory value as an address
2. Get the value from the address

0x00000011	R0
0x00000A00	R1
0xFFFFFFFFB	R2
0xFEEDCODE	R3
0x00000A00	R4
	R5
	R6
	R7
	R8
	R9
	R10
	R11
	R12
	R13
	R14
	R15

```
LDR R5, [R1]
```

0xAAAAAAAA	0x000009FC
0x0000BEAD	0x00000A00
0x55555555	0x00000A04

R5 = 0x0000BEAD

Address

Two-dimensional Space



1. Memory Data
2. Memory Address
3. Memory Label

Bit

Example of Store Operation in ARM


Basic Load/Store Instructions

1. Use the memory value as an address
2. Get the value from the address



More Example

Explain the meaning of the last instruction.



Example of Addition in ARM

Arithmetic Operators

Addition



In assembly we write:

```

ADD R1, R0, R0
ADD R2, R0, #2
    
```

0x00000002	R0
0x00000004	R1
0x00000004	R2
0x40000000	R3
0x60000000	R4
	R5
	R6
	R7
	R8
	R9
	R10
	R11
	R12
	R13
	R14
	R15

$$\begin{array}{r}
 2 \\
 + 2 \\
 \hline
 4
 \end{array}$$



Example of Multiplication in ARM

Arithmetic Operators

Multiplication

In assembly we write:

```
MUL R2, R0, R1
MUL R5, R4, R3
MUL R8, R6, R7
```

0x00000002	R0
0x00000004	R1
0x00000008	R2
0xFFFFFFFF10	R3
0x00000077	R4
0xFFFF9070	R5
0x0000BEAD	R6
0x000157B5	R7
0x00009B51	R8
	R9
	R10
	R11
	R12
	R13
	R14
	R15

With overflow

	48813
x	87989
<hr/>	
	39761

True Result

	48813
x	87989
<hr/>	
	4295007057

(there is an overflow) →

0xBEAD = 48813
 0x157B5 = 87989
 0x9B51 = 39761
 0x100009B51 = 4295007057 ←

Example of Division in ARM

Arithmetic Operators

Division

In assembly we write:



```

UDIV R3, R2, R0
UDIV R4, R2, R1
UDIV R5, R1, R2
    
```

0x00000002	R0
0x00000003	R1
0x00000004	R2
0x00000002	R3
0x00000001	R4
0x00000000	R5
0xFFFFFFFF00	R6
0x00000005	R7
	R8
	R9
	R10
	R11
	R12
	R13
	R14
	R15

$$3 / 4 = 0$$


(zero result)



Example of Forcing Bits to 1 in ARM

Bit Banging

Forcing bits to 1



A	B	F
0	0	0
0	1	1
1	0	1
1	1	1

Binary Numbers: a series of bits
Hexadecimal Numbers: a series of half-bytes

R0 = 0000 0001 0001 0000

R1 = 0000 0000 0001 0001

R3 = 1010 1011 1100 1101

R2 = 0000 0001 0001 0001

R4 = 1010 1011 1101 1101

In C we would write:

```
# define MASK 0x0110
DestA = SrcA | MASK;
DestB = SrcB | MASK;
```

In assembly we write:

```
MOVW R0, #0x0110
ORR R2, R1, R0
ORR R4, R3, R0
```

0x00000110	R0
0x00000011	R1
0x00000111	R2
0x0000ABCD	R3
0x0000ABDD	R4
	R5
	R6
	R7
	R8
	R9
	R10
	R11
	R12
	R13
	R14
	R15

Example of Forcing Bits to 0 in ARM

Bit Banging

Forcing bits to 0



A	B	F
0	0	0
0	1	0
1	0	0
1	1	1

Binary Numbers: a series of bits
Hexadecimal Numbers: a series of half-bytes

R0 = 0000 0001 0001 0000
 ~R0 = 1111 1110 1110 1111
 R1 = 0000 0000 0001 0001
 R3 = 1010 1011 1100 1101

R2 = 0000 0000 0000 0001
 R4 = 1010 1010 1100 1101

In C we would write:

```
# define MASK 0x0110
DestA = SrcA & ~MASK;
DestB = SrcB & ~MASK;
```

In assembly we write:

```
MOVW R0, #0x0110
MVN R0, R0
AND R2, R1, R0
AND R4, R3, R0
```

0xFFFFFEEF	R0
0x00000011	R1
0x00000001	R2
0x0000ABCD	R3
0x0000AACD	R4
	R5
	R6
	R7
	R8
	R9
	R10
	R11
	R12
	R13
	R14
	R15

Example of Flipping Bits in ARM

Bit Banging

Flipping bits



A	B	F
0	0	0
0	1	1
1	0	1
1	1	0

Binary Numbers: a series of bits
Hexadecimal Numbers: a series of half-bytes

R0 = 0000 0001 0001 0000

R1 = 0000 0000 0001 0001

R3 = 1010 1011 1100 1101

R2 = 0000 0001 0000 0001

R4 = 1010 1010 1101 1101

In C we would write:

```
# define MASK 0x0110
DestA = SrcA ^ MASK;
DestB = SrcB ^ MASK;
```




In assembly we write:

```
MOVW R0, #0x0110
EOR R2, R1, R0
EOR R4, R3, R0
```


0x00000110	R0
0x00000011	R1
0x00000101	R2
0x0000ABCD	R3
0x0000AADD	R4
	R5
	R6
	R7
	R8
	R9
	R10
	R11
	R12
	R13
	R14
	R15

Outline


- ▶ Binary Logic Devices
- ▶ Memory Construction
- ▶ Memory Space in ARM
- ▶ Memory-Centric Operations
- ▶ Memory-Mapped I/O Devices



Each I/O Module Has a Port ...





All Ports Are Connected by Data Buses ...





ARM Cortex has two internal buses

- ▶ The ARM Advanced Microcontroller Bus Architecture (AMBA) is an open-standard, on-chip interconnect specification for the connection and management of functional blocks in system-on-a-chip (SoC) designs. It facilitates development of multi-processor designs with large numbers of controllers and peripherals.





ARM Cortex Supports Fast Interrupt Request

- ▶ An **FIQ** is just a higher priority interrupt request, that is prioritized by disabling IRQ and other FIQ handlers during request servicing. Therefore, no other interrupts can occur during the processing of the active FIQ interrupt.





ARM Cortex Supports Direct Memory Access

- ▶ Direct memory access (**DMA**) is a feature of microprocessor systems that allows certain hardware subsystems to access main system memory such as RAM (Random Access Memory) independently of the central processing unit (CPU).



ARM Cortex Includes Debug Port

- ▶ JTAG (Joint Test Action Group) specifies the use of a dedicated debug port implementing a serial communications interface for low-overhead access without requiring direct external access to the system address and data buses.



Cortex M4's Pin Diagram







Table of Pins' Usages

IO	Pin	Analog Function	Digital Function (GPIOCTL PMCx Bit Field Encoding) ^a											
			1	2	3	4	5	6	7	8	9	14	15	
PA0	17	-	U0Rx	-	-	-	-	-	-	-	CAN1Rx	-	-	-
PA1	18	-	U0Tx	-	-	-	-	-	-	-	CAN1Tx	-	-	-
PA2	19	-	-	SSI0Clk	-	-	-	-	-	-	-	-	-	-
PA3	20	-	-	SSI0Fss	-	-	-	-	-	-	-	-	-	-
PA4	21	-	-	SSI0Rx	-	-	-	-	-	-	-	-	-	-
PA5	22	-	-	SSI0Tx	-	-	-	-	-	-	-	-	-	-
PA6	23	-	-	-	I2C1SCL	-	M1PWM2	-	-	-	-	-	-	-
PA7	24	-	-	-	I2C1SDA	-	M1PWM3	-	-	-	-	-	-	-
PB0	45	USB0ID	U1Rx	-	-	-	-	-	-	T2CCP0	-	-	-	-
PB1	46	USB0VBUS	U1Tx	-	-	-	-	-	-	T2CCP1	-	-	-	-
PB2	47	-	-	-	I2C0SCL	-	-	-	-	T3CCP0	-	-	-	-
PB3	48	-	-	-	I2C0SDA	-	-	-	-	T3CCP1	-	-	-	-
PB4	58	AIN10	-	SSI2Clk	-	M0PWM2	-	-	-	T1CCP0	CAN0Rx	-	-	-
PB5	57	AIN11	-	SSI2Fss	-	M0PWM3	-	-	-	T1CCP1	CAN0Tx	-	-	-
PB6	1	-	-	SSI2Rx	-	M0PWM0	-	-	-	T0CCP0	-	-	-	-
PB7	4	-	-	SSI2Tx	-	M0PWM1	-	-	-	T0CCP1	-	-	-	-

IO	Pin	Analog Function	Digital Function (GPIOPCTL PMCx Bit Field Encoding) ^a											
			1	2	3	4	5	6	7	8	9	14	15	
PC0	52	-	TCK SWCLK	-	-	-	-	-	-	T4CCP0	-	-	-	-
PC1	51	-	TMS SWDIO	-	-	-	-	-	-	T4CCP1	-	-	-	-
PC2	50	-	TDI	-	-	-	-	-	-	T5CCP0	-	-	-	-
PC3	49	-	TDO SWO	-	-	-	-	-	-	T5CCP1	-	-	-	-
PC4	16	C1-	U4Rx	U1Rx	-	M0PWM6	-	IDX1	WT0CCP0	U1RTS	-	-	-	-
PC5	15	C1+	U4Tx	U1Tx	-	M0PWM7	-	PhA1	WT0CCP1	U1CTS	-	-	-	-
PC6	14	C0+	U3Rx	-	-	-	-	PhB1	WT1CCP0	USB0EPEN	-	-	-	-
PC7	13	C0-	U3Tx	-	-	-	-	-	WT1CCP1	USB0PFLT	-	-	-	-
PD0	61	AIN7	SSI3Clk	SSI1Clk	I2C3SCL	M0PWM6	M1PWM0	-	WT2CCP0	-	-	-	-	-
PD1	62	AIN6	SSI3Fss	SSI1Fss	I2C3SDA	M0PWM7	M1PWM1	-	WT2CCP1	-	-	-	-	-
PD2	63	AIN5	SSI3Rx	SSI1Rx	-	M0FAULT0	-	-	WT3CCP0	USB0EPEN	-	-	-	-
PD3	64	AIN4	SSI3Tx	SSI1Tx	-	-	-	IDX0	WT3CCP1	USB0PFLT	-	-	-	-
PD4	43	USB0DM	U6Rx	-	-	-	-	-	WT4CCP0	-	-	-	-	-
PD5	44	USB0DP	U6Tx	-	-	-	-	-	WT4CCP1	-	-	-	-	-
PD6	53	-	U2Rx	-	-	M0FAULT0	-	PhA0	WT5CCP0	-	-	-	-	-
PD7	10	-	U2Tx	-	-	-	-	PhB0	WT5CCP1	NMI	-	-	-	-


IO	Pin	Analog Function	Digital Function (GPIOPCTL PMCx Bit Field Encoding) ^a										
			1	2	3	4	5	6	7	8	9	14	15
PE0	9	AIN3	U7Rx	-	-	-	-	-	-	-	-	-	-
PE1	8	AIN2	U7Tx	-	-	-	-	-	-	-	-	-	-
PE2	7	AIN1	-	-	-	-	-	-	-	-	-	-	-
PE3	6	AIN0	-	-	-	-	-	-	-	-	-	-	-
PE4	59	AIN9	U5Rx	-	I2C2SCL	M0PWM4	M1PWM2	-	-	CAN0Rx	-	-	-
PE5	60	AIN8	U5Tx	-	I2C2SDA	M0PWM5	M1PWM3	-	-	CAN0Tx	-	-	-
PF0	28	-	U1RTS	SSI1Rx	CAN0Rx	-	M1PWM4	PhA0	T0CCP0	NMI	C0o	-	-
PF1	29	-	U1CTS	SSI1Tx	-	-	M1PWM5	PhB0	T0CCP1	-	C1o	TRD1	-
PF2	30	-	-	SSI1Clk	-	M0FAULT0	M1PWM6	-	T1CCP0	-	-	TRD0	-
PF3	31	-	-	SSI1Fss	CAN0Tx	-	M1PWM7	-	T1CCP1	-	-	TRCLK	-
PF4	5	-	-	-	-	-	M1FAULT0	IDX0	T2CCP0	USB0EPEN	-	-	-

Blueprint of GPIO Pad






Each GPIO port is a separate hardware instantiation of the same physical block.

Blueprint of Analogue to Digital Conversion Block



Blueprint of ARM Cortex M4's ADC







Next slide

Digital Outputs


Blueprint of Cortex M4's PWM Module




Blueprint of Each PWM Generator




Blueprint of QEI Module



Blueprint of QEI Block Diagram



Blueprint of Cortex M4's UART




(SCI = Serial Communication Interface)

Blueprint of Cortex M4's SSI



SPI




SSI = Serial Synchronous Interface



(SPI = Serial Peripheral Interface)

Summary

- ▶ Binary Logic Devices
- ▶ Memory Construction
- ▶ Memory Space in ARM
- ▶ Memory-Centric Operations
- ▶ Memory-Mapped I/O Devices



1. Memory Content
2. Memory Address
3. Memory Label



NANYANG
TECHNOLOGICAL
UNIVERSITY

School of Mechanical & Aerospace Engineering

Design, Machine, Control and Intelligence

“Ask not what your country can do for you – ask what you can do for your country,” - John F. Kennedy

“Do not think that you are needy – think that you are needed in the world”, - Manis Friedman

“Study will make you knowledgeable, resourceful, and hence more needed”, - Xie Ming

Thank You for Listening!